My custom RISC-V core in SystemVerilog - View it on GitHub