Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface - View it on GitHub