Python-based Portable IP-core Synthesis Framework for FPGA-based Computing - View it on GitHub