A RISC-V based Linear Algebra accelerator design for SoCs - View it on GitHub