RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT) - View it on GitHub