Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input. - View it on GitHub