Small, light-weight, low power, and quick version of a vectorized matrix multiplier FPGA IP created using VITIS HLS. - View it on GitHub