Co-architect 32-bit open-source RISC-V soft-cores for improved FPGA implementations - View it on GitHub