Going to start with a simple, single-cycle RISC-V (RV32IM) processor, and take it as far as possible. - View it on GitHub