Non-uniform sampling analog-to-digital (ADC) filter design on FPGA with Vivado HLS and Vitis in C and C++ - View it on GitHub