Implementation of an NPU that can be integrated into a RISC- V core through X-Interface. - View it on GitHub