Efficient In-order RISC-V Processor with CSD-Encoded Operands - View it on GitHub