Logic Controller CPU. Multi core, pipeline. Harward RISC. Exchange data assisted with semafores / FPGA - View it on GitHub