RTL Design and Synthesis of a novel modular PE for systolic array and accelerator architectures - View it on GitHub