A C++ to Verilog translation tool with some basic guarantees that your code will work. - View it on GitHub