This project implements a hardware accelerator for matrix multiplication using Verilog and SystemVerilog. It features a systolic architecture with configurable dimensions, data and bus widths. The design includes an AMBA APB4 interface, operand registers, memory, and overflow detection. Includes documentation, and a testbench for verification. - View it on GitHub