A matrix multiplier system that multiplies a 64 byte x 64 byte matrix by a 64 byte by 1 byte vector in hardware. This was placed and routed onto an Altera FPGA. - View it on GitHub