Hardware-accelerated Matrix Multiplication system implemented on Xilinx PYNQ-Z2 FPGA using a custom Vitis HLS IP core integrated via AXI4-Stream and AXI4-Lite interfaces, controlled through Python on PYNQ. - View it on GitHub