MATRIX MULTIPLICATION AND INVERSION integrated with five stage pipelined architecture of RISC V - View it on GitHub