This project implements a hardware-accelerated matrix multiplication using High-Level Synthesis (HLS). The design is optimized for FPGA implementation and utilizes on-chip BRAM for efficient data storage and processing. - View it on GitHub