Low-latency MLP accelerator on Zynq FPGA. Layer-wise pipelined architecture with 16-bit fixed-point ops. Supports AXI4-Stream & DMA-based data transfer. Designed in Verilog as part of a Digital System Design course. - View it on GitHub