Superscalar pipeline processor designed to handle MIPS instructions. Utilizes branch predictor and basic cache memory. - View it on GitHub