Materials of the paper "Location is Key: Leveraging LLM for Functional Bug Localization in Verilog Design" - View it on GitHub