A Lenet ASIC Design targeting minimum number of cycles - View it on GitHub