An LeNet RTL implement onto FPGA - View it on GitHub