Frontend RTL Design for a Out of Order Super Scaler 32-bit RISC-V processor - View it on GitHub