system verilog implementation of RISC-V ISA for FPGA - View it on GitHub