A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification. - View it on GitHub