This implementation is for down sampling a image using sparton 6 FPGA. This is a custom processor with custom ISA. - View it on GitHub