A RISC-V simulator written in Verilog. - View it on GitHub