Tool to generate synthesizable matrix-vector multiplier in System Verilog and its accompanying test bench. - View it on GitHub