Hardware Matrix Multiplication Accelerator (Verilog RTL) - View it on GitHub