A Hardware Generation Tool in C++ to generate synthesizable System Verilog code for implementation of a Matrix-Vector Multiplier with the choice of parameters like matrix and vector size, bit-width, parallelism and pipelining. - View it on GitHub