FPGA FFT Accelerator: Designed matrix multiplication IP using high level synthesis and tested it on hardware. HW–SW Co-design & Profiling: Hardware software co-design of radar range estimation (RRE) and CNN on PYNQ. - View it on GitHub