A simple Python intuitive HDL code generator for Verilog/SystemVerilog and VHDL. - View it on GitHub