Hardware-accelerated Gradient Descent optimizer implemented written in verilog. Designed for efficient function minimization, it features a modular Verilog architecture, including a central finite state machine, specialized arithmetic sub-modules, and fixed-point optimizations for performance. - View it on GitHub