Implementing a Flexible Systolic Array in RTL. Parameterizable pipeline and dimensions of a 2-D mesh composed from single precision floating point DSP based PEs. Implementable on Versa AI Suite boards, targeting vck190. - View it on GitHub