A Module To Read From Simple FIFO(with wr_en,rd_en), Give AXI4 Streaming Signal. Used For cases that DONOT Use AXI4Ffifo - View it on GitHub