Development of a Fault Checking Module in VHDL that is able to check whether a fault has occurred or not. It compares the result computed by the actual system with the expected one. - View it on GitHub