Fast Multiplication algorithm in SystemVerilog by using 4 to 2 compressors - View it on GitHub