A FSM generator for SystemVerilog based on draw.io files. - View it on GitHub