Preliminary part of AI acceleration with FPGAs, interfacing external memory for greater capacity. - View it on GitHub