Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC - View it on GitHub