An HDL-description of a 9-core soft processor with shared cache using schoolRISCV cores connected to a 3x3 mesh NoC - View it on GitHub