Implementation of the ChaCha20 stream cipher on FPGA, including a MATLAB reference model, VHDL RTL design, and hardware deployment on a Basys3 board with UART communication. - View it on GitHub