This is a FPGA based FM receiver, designed using Xilinx Vivado. It includes 12-bit ADC interfacing, 1024-point FFT, SPI protocol, and peak detection module written in Verilog. - View it on GitHub