A vector operation accelerator written in SystemVerilog connected through UART with a Python hardware abstraction layer written in C++ - View it on GitHub