This project is on a Dual core Lockstep Processor in RISC-V for functional safety . - View it on GitHub