Verilog implementation of digit-serial multiplier based on systolic array on GF(2^163) domain. - View it on GitHub