RTL Design: Pipelined Multi port Calculator with 2 ALUs one for Add/Subtract and other for Shift operations. Developed a Gray box model with on-the fly constraint random simulation generation. Used reference model based scoreboard technique with functional coverage to verify the DUV. Language used: System Verilog - View it on GitHub